FPG𝔸SIC
2.12K subscribers
86 photos
12 files
89 links
FPG/A/SIC tips and tricks

#FPGA #ASIC #VHDL #verilog #IP #Xilinx #Altera

PS: also might be intresting @ipcores
Download Telegram
Formal Verification with SymbiYosys and Yosys-SMTBMC
Presentation Slides
Examples

Investigating and Verifying Hardware Designs with Formal Open Source Tools
Presentation Slides
Examples


References:
==========
Yosys family:
Yosys - a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains
SymbiYosys - a front-end driver program for Yosys-based formal hardware verification flows

SAT and SMT solvers:
Z3 Theorem Prover
Yices2 SMT Solver
Boolector
ABC
super_prove
Avy

#Formal #Verification #SymbiYosys #Yosys #solver #publication #opensource
👍1