https://5dok.org/document/nzwgmnvq-verifying-deadlock-freedom-for-advanced-interconnect-architectures.html