https://5dok.org/document/7qv8v5dz-test-generation-digital-circuits-mapping-study-verilog-systemverilog.html