https://1library.net/document/zxv766dw-asic-design-implementation-uart-logic-built-self-verilog.html