https://mixrolikus.cc/video/Ib1MYIJSJrI/importance-of-coverage-assertions-in-systemverilog