https://easylog1.blogspot.com/2024/08/divisor-de-reloj-en-verilog.html