https://123dok.net/document/yj7vg3d6-verification-synthesis-description-logic-dynamic-systems-abridged-version.html