https://vlsiweb.com/port-declaration-in-verilog/