https://vlsiweb.com/parameter-in-verilog/