https://vlsiweb.com/module-instantiation-in-verilog/