https://vlsiweb.com/modeling-registers-in-verilog/