https://vlsiweb.com/modeling-combinational-logic-in-verilog/