https://vlsiweb.com/hierarchical-design-in-verilog/