https://vlsiweb.com/assertions-in-verilog/