https://vlsiweb.com/defines-in-verilog/