Marvell is hiring Semiconductor engineers
Location: Vietnam, Taiwan and China
#jobseekers #gethired #connections #linkedin #vlsijobs
If you are excited in joining Marvell, please share your updated CV to rshrivastava@marvell.com / DM +65-87296706
OR
Interested candidates can apply on below Job application link:
Vietnam Positions:
1.Design Verification, Staff Engineer
https://lnkd.in/gsGeDU3K
2.IC Design, Staff Engineer
https://lnkd.in/gthC-rgC
3..Digital IC Design, Senior Staff Engineer
https://lnkd.in/g4HD2kZT
4.. Digital IC Design, Principal Engineer
https://lnkd.in/g2iARq99
5..Digital IC Design, Senior Manager
https://lnkd.in/gi82erjy
Taiwan Positions
Senior Staff Engineer, Software/Firmware engineering
https://lnkd.in/e4BWMeEF
Senior Manager, Firmware Validation
https://lnkd.in/e_BHY25T
Senior Staff Manager, Firmware Validation
https://lnkd.in/eN-BN9i4
China Position
Application Engineer
https://lnkd.in/eFhVFezx
Location: Vietnam, Taiwan and China
#jobseekers #gethired #connections #linkedin #vlsijobs
If you are excited in joining Marvell, please share your updated CV to rshrivastava@marvell.com / DM +65-87296706
OR
Interested candidates can apply on below Job application link:
Vietnam Positions:
1.Design Verification, Staff Engineer
https://lnkd.in/gsGeDU3K
2.IC Design, Staff Engineer
https://lnkd.in/gthC-rgC
3..Digital IC Design, Senior Staff Engineer
https://lnkd.in/g4HD2kZT
4.. Digital IC Design, Principal Engineer
https://lnkd.in/g2iARq99
5..Digital IC Design, Senior Manager
https://lnkd.in/gi82erjy
Taiwan Positions
Senior Staff Engineer, Software/Firmware engineering
https://lnkd.in/e4BWMeEF
Senior Manager, Firmware Validation
https://lnkd.in/e_BHY25T
Senior Staff Manager, Firmware Validation
https://lnkd.in/eN-BN9i4
China Position
Application Engineer
https://lnkd.in/eFhVFezx
Linkedin
Sign Up | LinkedIn
500 million+ members | Manage your professional identity. Build and engage with your professional network. Access knowledge, insights and opportunities.
#Capgemini hiring VLS Engineers
#Noticeperiod: immediate - 60days
Location: #Banglore #hyderabad & #Noida
1. Analog Layout: 2-10yrs
2. Analog Circuit design : 2-10yrs
3.STD Cell char : 1-8 yrs
4. ASIC Verification : 2- 15yrs
5. physical design : 2-15 yrs
6.DFT : 2-15 yrs
if interested pls share your profiles to swetha.rb@capgemini.com
#Noticeperiod: immediate - 60days
Location: #Banglore #hyderabad & #Noida
1. Analog Layout: 2-10yrs
2. Analog Circuit design : 2-10yrs
3.STD Cell char : 1-8 yrs
4. ASIC Verification : 2- 15yrs
5. physical design : 2-15 yrs
6.DFT : 2-15 yrs
if interested pls share your profiles to swetha.rb@capgemini.com
Linkedin
Sign Up | LinkedIn
500 million+ members | Manage your professional identity. Build and engage with your professional network. Access knowledge, insights and opportunities.
Synopsys India is Hiring for " IO/Analog Circuit Design (VLSI)"
Locations: Noida/Bengaluru/Hyderabad
Experience : 5y to 20 years
We have positions for technical and leadership roles. Join us and get a great exposure to design the latest IO standards like
SD/eMMC PHY, I3C, I2C, LVDS, GPIOs, XO in latest technologies.
"Be A Part for Great Growing Story"
You can share your resume at mk.sharma@synopsys.com
_______________________
Locations: Noida/Bengaluru/Hyderabad
Experience : 5y to 20 years
We have positions for technical and leadership roles. Join us and get a great exposure to design the latest IO standards like
SD/eMMC PHY, I3C, I2C, LVDS, GPIOs, XO in latest technologies.
"Be A Part for Great Growing Story"
You can share your resume at mk.sharma@synopsys.com
_______________________
Mirafra Technologies
Hiring #Analog_Layout #Memory_Layout
Location- Bangalore
Experience-2+ Years
Interested folks, kindly share your resume to reemasoni@mirafra.com
___________________________
Hiring #Analog_Layout #Memory_Layout
Location- Bangalore
Experience-2+ Years
Interested folks, kindly share your resume to reemasoni@mirafra.com
___________________________
Linkedin
Sign Up | LinkedIn
500 million+ members | Manage your professional identity. Build and engage with your professional network. Access knowledge, insights and opportunities.
Hiring for Associate Staff - Design Verification Engineer
Exp Level: 8-15 year
Location: Hyderabad ( 2 day office/ 3 day WFH - Weekly)
Interested ones can share profile to raju.prasad@silabs.com
Exp Level: 8-15 year
Location: Hyderabad ( 2 day office/ 3 day WFH - Weekly)
Interested ones can share profile to raju.prasad@silabs.com