in RISC each instruction is to be executed by
Anonymous Quiz
47%
software
44%
hardware
6%
decoder
4%
encoder
Earlier generation microprocessors’ fetch–and–execute
cycle was guided by a clock frequency of order of 1 MHz
cycle was guided by a clock frequency of order of 1 MHz
Anonymous Quiz
88%
T
12%
F