It has circuits that implement the instructions pertaining to data
transfer operation and data conversion from one form to another
transfer operation and data conversion from one form to another
Anonymous Quiz
14%
Program Flow Control Unit (CU):
81%
Execution Unit (EU)
5%
Arithmetic & Logical Unit (ALU)
It includes a fetch unit for fetching instructions from the memory
Anonymous Quiz
94%
Program Flow Control Unit (CU)
3%
Execution Unit (EU)
3%
Arithmetic & Logical Unit (ALU)
minimize the number of
instructions per program, sacrificing the number of cycles per
instruction
instructions per program, sacrificing the number of cycles per
instruction
Anonymous Quiz
70%
CISC
30%
RISC
RISC is reducing the cycles per instruction at
the cost of increasing the number of instructions per program.
the cost of increasing the number of instructions per program.
Anonymous Quiz
87%
T
13%
F
in RISC each instruction is to be executed by
Anonymous Quiz
47%
software
44%
hardware
6%
decoder
4%
encoder
Earlier generation microprocessors’ fetch–and–execute
cycle was guided by a clock frequency of order of 1 MHz
cycle was guided by a clock frequency of order of 1 MHz
Anonymous Quiz
88%
T
12%
F