Derived Channel
1.54K subscribers
252 photos
4 videos
374 files
68 links
القناة الأساسية
@stepbystep001

ومـما زادني شـرفـاً وتـيــهـاً
وكدت بأخمصي أطأ الـثريا
دخولي تحت قولك يا عبادي
وأن صـيَّرت أحمد لي نـبيـا
Download Telegram
• Highest layer (layer N), hardware.
Anonymous Quiz
33%
T
67%
F
The OS provides application programmers with ….. to invoke services
Anonymous Quiz
7%
trap
55%
API
34%
System call
4%
Hardware
the primary module has only core functions
Anonymous Quiz
59%
Modules & Microkernel
22%
Microkernel & layered
19%
Modules & layered
Wait queue contains processes waiting to execute on a CPU
Anonymous Quiz
43%
T
57%
F
It asks the OS to delete it by using the …system call
Anonymous Quiz
5%
start
8%
run
87%
exit
in direct communication link A link is associated with … processes
Anonymous Quiz
8%
0
21%
1
62%
2
9%
+2
in indirect communication link A link is associated with … processes
Anonymous Quiz
9%
1
7%
0
70%
+2
15%
2
• Thread pool. works well for asynchronous (cooperating) tasks
Anonymous Quiz
51%
T
49%
F
A thread is a ... sequence of execution
Anonymous Quiz
79%
single
21%
multiple
We can cal global variables as an automatic variables.
Anonymous Quiz
67%
T
33%
F
Consider Car is a class, from the following line: Car mycar = new Car();
Anonymous Quiz
48%
mycar is an object
52%
mycar is a reference for object
mycar is a variable, hold the reference and stored in stack
A process can’t create several new processes
Anonymous Quiz
16%
T
84%
F
if an interrupt occurs to a process and its state is 'Running', it turns into ......... state.
Anonymous Quiz
48%
Waiting
52%
Ready
Context switch time is a benefit because our multi-core processors need to have a rest from time to another to keep its efficiency.
Anonymous Quiz
45%
T
55%
F
The process of starting a computer by loading the kernel
Anonymous Quiz
82%
System Boot
18%
System Calls
Cascading termination means that if a process terminates, most of its children must be terminated as well due to memory low space
Anonymous Quiz
50%
T
50%
F
Stores state information when an interrupt occurs.
Anonymous Quiz
78%
CPU registers
22%
CPU-scheduling
Easier to implement at the system-level
Anonymous Quiz
79%
Fixed-sized
21%
Variable-sized
in asymmetric addressing, both sender and receiver name each other.
Anonymous Quiz
32%
T
68%
F