Derived Channel
1.54K subscribers
252 photos
4 videos
374 files
68 links
القناة الأساسية
@stepbystep001

ومـما زادني شـرفـاً وتـيــهـاً
وكدت بأخمصي أطأ الـثريا
دخولي تحت قولك يا عبادي
وأن صـيَّرت أحمد لي نـبيـا
Download Telegram
can be programmed by the user with the appropriate equipment. Once programmed, the data and instructions can’t be changed
Anonymous Quiz
85%
PROM (Programable ROM)
11%
EPROM (Erasable PROM)
3%
EEPROM (Electrically EPROM)
0%
Flash memory
is programable with the added advantage of being reprogrammable but to be reprogramed, the entire chip must first be erased using special tools
Anonymous Quiz
4%
PROM (Programable ROM)
91%
EPROM (Erasable PROM)
4%
EEPROM (Electrically EPROM)
0%
Flash memory
The presence or absence of charge in a capacitor is interpreted as a binary 1 or 0
Anonymous Quiz
94%
T
6%
F
DRAM stores data as a charge on a capacitor
Anonymous Quiz
96%
T
4%
F
data values are transferred from the capacitor to the bit line
Anonymous Quiz
68%
Upon a Read
32%
Upon a Write
data values are transferred from the bit line to the capacitor
Anonymous Quiz
12%
Upon a Read
88%
Upon a Write
When the address line is selected, the charge stored on the capacitor is fed out onto a bit line
Anonymous Quiz
78%
Upon a Read 
22%
Upon a Write
…. destroys the bit value stored on the capacitor, so the data word must be restored (rewritten) after each read
Anonymous Quiz
72%
Reading
28%
Writing
Even when DRAM is not read, the contents must not to be refreshed (read and rewritten) every few milliseconds, because the charge on the capacitor gradually leaks away
Anonymous Quiz
51%
T
49%
F
A voltage signal is applied to the bit line(1 for high, 0 for low)
Anonymous Quiz
50%
Upon a Read
50%
Upon a Write
A signal is then applied to the address line, allowing a charge to be transferred to the capacitor
Anonymous Quiz
32%
Upon a Read
68%
Upon a Write
a DRAM requires the supporting refresh circuitry
Anonymous Quiz
77%
fixed cost
23%
variable cost
…. requires the supporting refresh circuitry
Anonymous Quiz
88%
DRAM
12%
SRAM
SRAM is static because stored bits do not need to be refreshed
Anonymous Quiz
94%
T
6%
F
in SRAM The data bit is stored on cross-coupled inverters
Anonymous Quiz
92%
T
8%
F
if noise degrades the value of the stored bit, the cross-coupled inverters restore the value
Anonymous Quiz
20%
DRAM
80%
SRAM
DRAM is … dense and … expensive than SRAM
Anonymous Quiz
10%
more – more
9%
less – less
72%
more – less
9%
less – more
smaller cells=… cells per unit area
Anonymous Quiz
29%
less
71%
more
SRAMs (used for cache memory ) are generally faster than DRAMs (used for main memory)
Anonymous Quiz
93%
T
7%
F
SRAMs, and DRAMs are all volatile memories
Anonymous Quiz
85%
T
15%
F