Provides storage internal to the CPU
Anonymous Quiz
2%
Control unit
3%
Arithmetic and logic unit (ALU)
94%
Registers
2%
CPU interconnection
control unit consists of
Anonymous Quiz
2%
sequencing logic
5%
control unit registers and decoders
4%
control memory
89%
All of the above
A way to describe microoperations capable of being performed by the data flow (data registers, data buses, functional units) at the register transfer level of design (RT)
Anonymous Quiz
12%
Cache Transfer Notation
10%
RAM Transfer Notation
74%
Register Transfer Notation
4%
ROM Transfer Notation
Also describes conditional information in the system which cause operations to come about
Anonymous Quiz
14%
Cache Transfer Notation
9%
RAM Transfer Notation
73%
Register Transfer Notation
4%
ROM Transfer Notation
Register Transfer Notation is A “shorthand” notation for …..
Anonymous Quiz
12%
mircoregisters
69%
microoperations
18%
microprocessors
1%
microprompts
The general format of an RTN statement:
Anonymous Quiz
17%
Action1, Conditional information, Action2
23%
Action1, Action2, Conditional information
60%
Conditional information: Action1, Action2
The possible locations in which transfer of information occurs are
Anonymous Quiz
11%
Memory-location
5%
Processor Register
81%
both of them
3%
Neither of them
Arithmetic operations, Logic operations, Shifts operations are ….
Anonymous Quiz
93%
allowed
7%
not allowed
When these processors all reside on a single chip, the term multicore computer is used, and each processing unit (consisting of a control unit, ALU, registers, and perhaps cache) is called a core
Anonymous Quiz
96%
T
4%
F
A prominent feature of contemporary computers is the use of multiple layers of memory, called….. , between the processor and main memory
Anonymous Quiz
12%
Register
84%
Cache memory
4%
RAM
1%
ROM
cache memory is smaller and faster than main memory and is used to speed up memory access
Anonymous Quiz
97%
T
3%
F
by placing in the cache data from main memory, that is likely to be used in the near future
Anonymous Quiz
87%
T
13%
F
A greater performance improvement may be obtained by using multiple levels of cache
Anonymous Quiz
92%
T
8%
F
, level n is …. and …..than level n + 1
Anonymous Quiz
7%
smaller – slower
9%
bigger – faster
79%
smaller – faster
5%
bigger – slower